Helpdesk

Top image

Editorial board

Darius Andriukaitis
Kaunas University of Technology, Lithuania

Alexander Argyros
The University of Sydney, Australia

Radu Arsinte
Technical University of Cluj Napoca, Romania

Ivan Baronak
Slovak University of Technology, Slovakia

Khosrow Behbehani
The University of Texas at Arlington, United States

Mohamed El Hachemi Benbouzid
University of Brest, France

Dalibor Biolek
University of Defence, Czech Republic

Klara Capova
University of Zilina, Slovakia

Ray-Guang Cheng
National Taiwan University of Science and Technology, Taiwan, Province of China

Erik Chromy
UPC Broadband Slovakia, Slovakia

Frantisek Cvachovec
University of Defence, Czech Republic

Milan Dado
University of Zilina, Slovakia

Petr Drexler
Brno University of Technology, Czech Republic

Eva Gescheidtova
Brno University of Technology, Czech Republic

Valeria Hrabovcova
University of Zilina, Slovakia

Gokhan Hakki Ilk
Ankara University, Turkey

Janusz Jezewski
Institute of Medical Technology and Equipment, Poland

Rene Kalus
VSB - Technical University of Ostrava, Czech Republic

Ivan Kasik
Academy of Sciences of the Czech Republic, Czech Republic

Jan Kohout
University of Defence, Czech Republic

Ondrej Krejcar
University of Hradec Kralove, Czech Republic

Igor Piotr Kurytnik
University of Bielsko-Biala, Poland

Zbigniew Leonowicz
Wroclaw University of Science and Technology, Poland

Miroslaw Luft
Technical University of Radom, Poland

Stanislav Marchevsky
Technical University of Kosice, Slovakia

Jerzy Mikulski
University of Economics in Katowice, Katowice, Poland

Karol Molnar
Honeywell International, Czech Republic

Miloslav Ohlidal
Brno University of Technology, Czech Republic

Ibrahim Taner Okumus
Sutcu Imam University, Turkey

Milos Orgon
Slovak University of Technology, Slovakia

Annraoi M de Paor
University College Dublin, Ireland

Neeta Pandey
Delhi Technological University, India

Marek Penhaker
VSB - Technical University of Ostrava, Czech Republic

Wasiu Oyewole Popoola
The University of Edinburgh, United Kingdom

Roman Prokop
Tomas Bata University in Zlin, Czech Republic

Karol Rastocny
University of Zilina, Slovakia

Marie Richterova
University of Defence, Czech Republic

Gheorghe Sebestyen-Pal
Technical University of Cluj Napoca, Romania

Sergey Vladimirovich Serebriannikov
National Research University "MPEI", Russian Federation

Yuriy Shmaliy
Guanajuato University, Mexico

Vladimir Schejbal
University of Pardubice, Czech Republic

Bohumil Skala
University of West Bohemia in Plzen, Czech Republic

Lorand Szabo
Technical University of Cluj Napoca, Romania

Adam Szelag
Warsaw University of Technology, Poland

Ahmadreza Tabesh
Isfahan University of Technology, Iran, Islamic Republic Of

Mauro Tropea
DIMES Department of University of Calabria, Italy

Martin Vaculik
University of Zilina, Slovakia

Viktor Valouch
Academy of Sciences of the Czech Republic, Czech Republic

Vladimir Vasinek
VSB - Technical University of Ostrava, Czech Republic

Jiri Vodrazka
Czech Technical University in Prague, Czech Republic

Miroslav Voznak
VSB - Technical University of Ostrava, Czech Republic

He Wen
Hunan University, China

Otakar Wilfert
Brno University of Technology, Czech Republic


Home Search Mail RSS


Booth-Encoded Karatsuba: A Novel Hardware-Efficient Multiplier

Riya Jain, Khushbu Pahwa, Neeta Pandey

DOI: 10.15598/aeee.v19i3.4199


Abstract

There is a recent boom being witnessed in emerging areas like IoMT (Internet of Medical Things), Artificial Intelligence for healthcare, and disaster management. These novel research frontiers are critical in terms of hardware and cannot afford to compromise accuracy or reliability. Multiplier, being one of the most heavily used components, becomes crucial in these applications. If optimized, multipliers can impact the overall performance of the system. Thus, in this paper, an attempt has been made to determine the potential of accurate multipliers while meeting minimal hardware requirements. In this paper, we propose a novel Booth-Encoded Karatsuba multiplier and provide its comparison with a Booth-Encoded Wallace tree multiplier. These architectures have been developed using two types of Booth encoding: Radix-4 and Radix-8 for 16-bit, 32-bit and 64-bit multiplications. The algorithm is designed to be parameterizable to different bit widths, thereby offering higher flexibility. The proposed mul- tiplier offers advantage of enhanced performance with significant reduction in hardware while negligibly trad- ing off the Power Delay Product (PDP). It has been observed that the performance of the proposed architecture increases with increasing multiplier size due to significant reduction in hardware and slight increase in PDP. All the architectures have been implemented in Verilog HDL using Xilinx Vivado Design Suite.

Keywords


Accurate; Booth-encoding; Karatsuba, Wallace.

Full Text:

PDF