Helpdesk

Top image

Editorial board

Juraj Altus
University of Zilina, Slovakia

Alexander Argyros
The University of Sydney, Australia

Radu Arsinte
Technical University of Cluj Napoca, Romania

Ivan Baronak
Slovak University of Technology, Slovakia

Dalibor Biolek
University of Defence, Czech Republic

Klara Capova
University of Zilina, Slovakia

Ray-Guang Cheng
National Taiwan University of Science and Technology, Taiwan, Province of China

Erik Chromy
UPC Broadband Slovakia, Slovakia

Frantisek Cvachovec
University of Defence, Czech Republic

Annraoi M de Paor
University College Dublin, Ireland

Milan Dado
University of Zilina, Slovakia

Zdenek Divis
VSB - Technical University of Ostrava, Czech Republic

Petr Drexler
Brno University of Technology, Czech Republic

Pavel Fiala
Brno University of Technology, Czech Republic

Eva Gescheidtova
Brno University of Technology, Czech Republic

Valeria Hrabovcova
University of Zilina, Slovakia

Gokhan Hakki Ilk
Ankara University, Turkey

Rene Kalus
VSB - Technical University of Ostrava, Czech Republic

Ivan Kasik
Academy of Sciences of the Czech Republic, Czech Republic

Vladimir Kasik
VSB - Technical University of Ostrava, Czech Republic

Jan Kohout
University of Defence, Czech Republic

Pavel Koktavy
Brno University of Technology, Czech Republic

Ondrej Krejcar
University of Hradec Kralove, Czech Republic

Igor Piotr Kurytnik
University of Bielsko-Biala, Poland

Miroslaw Luft
Technical University of Radom, Poland

Stanislav Marchevsky
Technical University of Kosice, Slovakia

Luigi Martirano
University of Rome "La Sapienza", Italy

Jerzy Mikulski
University of Economics in Katowice, Katowice, Poland

Karol Molnar
Honeywell International, Czech Republic

Miloslav Ohlidal
Brno University of Technology, Czech Republic

Ibrahim Taner Okumus
Sutcu Imam University, Turkey

Milos Orgon
Slovak University of Technology, Slovakia

Marek Penhaker
VSB - Technical University of Ostrava, Czech Republic

Wasiu Oyewole Popoola
The University of Edinburgh, United Kingdom

Roman Prokop
Tomas Bata University in Zlin, Czech Republic

Karol Rastocny
University of Zilina, Slovakia

Marie Richterova
University of Defence, Czech Republic

Gheorghe Sebestyen-Pal
Technical University of Cluj Napoca, Romania

Sergey Vladimirovich Serebriannikov
National Research University "MPEI", Russian Federation

Yuriy Shmaliy
Guanajuato University, Mexico

Vladimir Schejbal
University of Pardubice, Czech Republic

Bohumil Skala
University of West Bohemia in Plzen, Czech Republic

Lorand Szabo
Technical University of Cluj Napoca, Romania

Adam Szelag
Warsaw University of Technology, Poland

Ahmadreza Tabesh
Isfahan University of Technology, Iran, Islamic Republic Of

Mauro Tropea
DIMES Department of University of Calabria, Italy

Pavel Vaclavek
Brno University of Technology, Czech Republic

Martin Vaculik
University of Zilina, Slovakia

Viktor Valouch
Academy of Sciences of the Czech Republic, Czech Republic

Vladimir Vasinek
VSB - Technical University of Ostrava, Czech Republic

Jiri Vodrazka
Czech Technical University in Prague, Czech Republic

Miroslav Voznak
VSB - Technical University of Ostrava, Czech Republic

Otakar Wilfert
Brno University of Technology, Czech Republic

Jan Zidek
VSB - Technical University of Ostrava, Czech Republic


Home Search Mail RSS


Cross-Coupled Charge Pump Synthesis Based on Full Transistor-Level

Jan Marek, Jiri Hospodka, Ondrej Subrt

DOI: 10.15598/aeee.v17i3.3061


Abstract

This paper presents utility for the design of the cross-coupled charge pump, which is used for supplying peripherals with low current consumption on the chip, as the EEPROM or FLASH memories. The article summarizes the knowledge in the field of the theoretical and practical analysis of the cross-coupled charge pump (design relationships and their connection with the pump parameters, as the threshold voltage, power supply voltage, clock signal frequency, etc.) that are applicated in the design algorithm. Optimal MOSFETs sizes (W, L) were find based on the construct of the time response characteristics of the pump sub-block and finding of the maximal voltage increase in the active interval of the clock signal and minimizing of the pump losses, as the switch reverse current, inverter cross current, etc. Synthesis process includes the design of the pump functional blocks with dominant real properties, which are described based on BSIM equations for long channel MOSFET. The pump stage complex model is applicated for estimation of the number of pump stages via state-space model description and using of the interpolation polynomial functions in the algorithm. It involves the construction of the time response characteristic due to the state variables and prediction of the number of the pump stages for the next cycle based on the previous data. Optimization of the pump area is based on the minimizing of the main capacitor in each of the pump stages (number of the pump stages must be increased to obtain the desired output voltage value.) Access is designed to stress the maximum pump voltage efficiency. The whole procedure is summarized in the practical example, in which the solution is shown both in terms of maximal voltage efficiency and the optimal pump area on a chip with respect to the clock signal frequency. Added functions of the design environment are explained, inclusive of the designed pump netlist generating for professional design environment Mentor Graphics including the real models of components that are available in library MGC Design Kit. The procedure gives designer credible results without long timeconsuming optimization process. In addition, the complex model allows the inclusion effects of higher-levels.

Keywords


Cross-coupled charge pump; state-space model; synthesis.

Full Text:

PDF