Helpdesk

Top image

Editorial board

Juraj Altus
University of Zilina, Slovakia

Alexander Argyros
The University of Sydney, Australia

Radu Arsinte
Technical University of Cluj Napoca, Romania

Ivan Baronak
Slovak University of Technology, Slovakia

Dalibor Biolek
University of Defence, Czech Republic

Klara Capova
University of Zilina, Slovakia

Ray-Guang Cheng
National Taiwan University of Science and Technology, Taiwan, Province of China

Erik Chromy
UPC Broadband Slovakia, Slovakia

Frantisek Cvachovec
University of Defence, Czech Republic

Annraoi M de Paor
University College Dublin, Ireland

Milan Dado
University of Zilina, Slovakia

Zdenek Divis
VSB - Technical University of Ostrava, Czech Republic

Petr Drexler
Brno University of Technology, Czech Republic

Pavel Fiala
Brno University of Technology, Czech Republic

Eva Gescheidtova
Brno University of Technology, Czech Republic

Valeria Hrabovcova
University of Zilina, Slovakia

Gokhan Hakki Ilk
Ankara University, Turkey

Rene Kalus
VSB - Technical University of Ostrava, Czech Republic

Ivan Kasik
Academy of Sciences of the Czech Republic, Czech Republic

Vladimir Kasik
VSB - Technical University of Ostrava, Czech Republic

Jan Kohout
University of Defence, Czech Republic

Pavel Koktavy
Brno University of Technology, Czech Republic

Ondrej Krejcar
University of Hradec Kralove, Czech Republic

Igor Piotr Kurytnik
University of Bielsko-Biala, Poland

Miroslaw Luft
Technical University of Radom, Poland

Stanislav Marchevsky
Technical University of Kosice, Slovakia

Luigi Martirano
University of Rome "La Sapienza", Italy

Jerzy Mikulski
University of Economics in Katowice, Katowice, Poland

Karol Molnar
Honeywell International, Czech Republic

Miloslav Ohlidal
Brno University of Technology, Czech Republic

Ibrahim Taner Okumus
Sutcu Imam University, Turkey

Milos Orgon
Slovak University of Technology, Slovakia

Marek Penhaker
VSB - Technical University of Ostrava, Czech Republic

Wasiu Oyewole Popoola
The University of Edinburgh, United Kingdom

Roman Prokop
Tomas Bata University in Zlin, Czech Republic

Karol Rastocny
University of Zilina, Slovakia

Marie Richterova
University of Defence, Czech Republic

Gheorghe Sebestyen-Pal
Technical University of Cluj Napoca, Romania

Sergey Vladimirovich Serebriannikov
National Research University "MPEI", Russian Federation

Yuriy Shmaliy
Guanajuato University, Mexico

Vladimir Schejbal
University of Pardubice, Czech Republic

Bohumil Skala
University of West Bohemia in Plzen, Czech Republic

Lorand Szabo
Technical University of Cluj Napoca, Romania

Adam Szelag
Warsaw University of Technology, Poland

Ahmadreza Tabesh
Isfahan University of Technology, Iran, Islamic Republic Of

Mauro Tropea
DIMES Department of University of Calabria, Italy

Pavel Vaclavek
Brno University of Technology, Czech Republic

Martin Vaculik
University of Zilina, Slovakia

Viktor Valouch
Academy of Sciences of the Czech Republic, Czech Republic

Vladimir Vasinek
VSB - Technical University of Ostrava, Czech Republic

Jiri Vodrazka
Czech Technical University in Prague, Czech Republic

Miroslav Voznak
VSB - Technical University of Ostrava, Czech Republic

Otakar Wilfert
Brno University of Technology, Czech Republic

Jan Zidek
VSB - Technical University of Ostrava, Czech Republic


Home Search Mail RSS


A Novel Digital Background Calibration Technique for 16 bit SHA-less Multibit Pipelined ADC

Swina Narula, Munish Vashistha, Sujata Pandey

DOI: 10.15598/aeee.v14i5.1592


Abstract

In this paper, a high resolution of 16 bit and high speed of 125MS/s, multibit Pipelined ADC with digital background calibration is presented. In order to achieve low power, SHA-less front end is used with multibit stages. The first and second stages are used here as a 3.5 bit and the stages from third to seventh are of 2.5 bit and last stage is of 3-bit flash ADC. After bit alignment and truncation of total 19 bits, 16 bits are used as final digital output. To precise the remove linear gain error of the residue amplifier and capacitor mismatching error, a digital background calibration technique is used, which is a combination of signal dependent dithering (SDD) and butterfly shuffler. To improve settling time of residue amplifier, a special circuit of voltage separation is used. With the proposed digital background calibration technique, the spurious-free dynamic range (SFDR) has been improved to 97.74 dB @30 MHz and 88.9 dB @150 MHz, and the signal-to-noise and distortion ratio (SNDR) has been improved to 79.77 dB @ 30 MHz, and 73.5 dB @ 150 MHz. The implementation of the Pipelined ADC has been completed with technology parameters of 0.18μm CMOS process with 1.8 V supply. Total power consumption is 300 mW by the proposed ADC.

Keywords


Butterfly; CMOS, digital background calibration; Op-amp; pipelined ADC; SHA-less front-end; signal dependent dithering.

Full Text:

PDF